Reported growth processes for kesterite absorber layers generally rely on a sequential process including a final high temperature annealing step. However, the impact and details for this annealing process vary among literature reports and little is known on its impact on electrical properties of the absorber. We used kesterite absorber layers prepared by a high temperature coevaporation process to explicitly study the impact of two different annealing processes. From electrical characterization it is found that the annealing process incorporates a detrimental deep defect distribution. On the other hand, the doping density could be reduced leading to a better collection and a higher short circuit current density. The activation energy of the doping acceptor was studied with admittance spectroscopy and showed Meyer-Neldel behaviour. This indicates that the entropy significantly contributes to the activation energy. Published by AIP Publishing.
Impact of annealing on electrical properties of Cu 2 ZnSnSe 4 absorber layers Reported growth processes for kesterite absorber layers generally rely on a sequential process including a final high temperature annealing step. However, the impact and details for this annealing process vary among literature reports and little is known on its impact on electrical properties of the absorber. We used kesterite absorber layers prepared by a high temperature coevaporation process to explicitly study the impact of two different annealing processes. From electrical characterization it is found that the annealing process incorporates a detrimental deep defect distribution. On the other hand, the doping density could be reduced leading to a better collection and a higher short circuit current density. The activation energy of the doping acceptor was studied with admittance spectroscopy and showed Meyer-Neldel behaviour. This indicates that the entropy significantly contributes to the activation energy. Published by AIP Publishing.
[http://dx.doi.org/10.1063/1.4959611]
I. INTRODUCTION
Cu 2 ZnSn(S,Se) 4 (CZTSSe) based absorber layers are one of the promising materials for future solar cell technology and benefits from earth abundant metals compared with Cu(In,Ga)Se 2 based solar cells. Currently, the record CZTSSe device has a power conversion efficiency of 12.6%, 1 and recently the pure selenide compound Cu 2 ZnSnSe 4 (CZTSe) achieved an efficiency of 11.6%. 2 These record devices rely on a sequential process for the absorber growth, 3 i.e., the growth of a precursor followed by an annealing at elevated temperatures in chalcogenide atmosphere. 4 The details of the reported annealing procedures vary among the groups and little is known on their impact on electrical device characteristics.
In this report we show that the annealing procedure applied for previously reported sequentially processed CZTSe devices 5 is the origin of a deep defect distribution in the absorber layer. Using admittance spectroscopy, we have shown that this deep defect distribution is detrimental for the V oc . 6 Such a signature of the deep defect distribution observed by admittance spectroscopy is not only measured for devices from University of Luxembourg but also in various other literature reports, 7, 8 including a 10.1% efficient CZTSSe device, 9 and therefore might be of interest for further studies.
Another effect of the annealing is the lowering of the net doping density without altering the composition. Empirically it was found that the net doping density depends on the composition of the sample. Brammertz et al. showed that an increasing [Zn]/[Sn] ratio leads to an increasing doping density; 10 while Gunawan et al. found that the absorber shows a higher doping with higher Cu content. 11 As will be shown in this manuscript, a change of the doping will not only be evoked by a high temperature annealing but also by a low temperature treatment leading to a better collection and hence a boost of the photogenerated current.
A drawback from the additional heat treatment is the suffering of the open circuit voltage. However, two different heat treatments were applied for this study, which allowed gathering insights into the origin of the V oc losses. These losses can potentially be prevented depending on process conditions and might be important for sequential processes in general.
II. EXPERIMENTAL
A. Absorber growth Cu 2 ZnSnSe 4 absorber layers were prepared by two different growth techniques: a sequential process and a high temperature co-evaporation process. These two processes are described in the following.
For the sequential process, a Cu-poor precursor was grown by co-evaporating Cu, Zn, Sn, and Se onto an Mocoated soda lime glass (SLG) held at 320 C. Subsequently, the precursor was etched in KCN to remove possible Cu x Se phases. 12 After the etching, the precursor is annealed at 520 C for 30 H 2 /N 2 in a tube furnace to form the absorber layer. 5 This annealing process is referred to as the high temperature annealing process.
In the high temperature co-evaporation process the absorber layers were grown at 470 C by co-evaporating Cu, Zn, Sn, SnSe, and Se onto an Mo-coated SLG substrate either by the two-stage or the multi-stage process (see Ref. 13 for further details). Due to the elevated substrate temperature during growth (compared with the 320 C for the sequential process), no additional annealing step is needed to form the kesterite absorber layer. To help stabilizing the kesterite phase at the elevated substrate temperature an SnSe evaporation source is added. 14 Still, in order to study the influence of an additional annealing generally applied for sequentially processed absorbers, 3 two different annealing processes are applied to the high temperature co-evaporated absorbers: the above mentioned high temperature annealing process and a low temperature heat treatment. For the low temperature heat treatment the absorber layers are annealed at 180 C for 18 h in vacuum with a base pressure of 10 À8 mbar. With these additional annealing steps after the high temperature co-evaporation process, four different types of absorbers were fabricated: high temperature co-evaporation (sample A), high temperature co-evaporation plus the low temperature heat treatment (sample B and B*), high temperature co-evaporation plus the high temperature annealing process (sample C), and a sequential process (sample D). These absorber layers were finished to solar cell devices by a KCN etch followed by a chemical bath deposited CdS buffer layer, magnetron sputtered i-ZnO/Al:ZnO window layer, and an e-beam evaporated Ni/Al grid. The absorber growth during one high temperature co-evaporation run was performed on several substrates simultaneously. Therefore, solar cell devices were also fabricated from the high temperature co-evaporation processes of the samples B, B*, and C (without an additional annealing step). These reference devices are Table I .
Before turning to the experimental part of the characterization, several points regarding the absorber growth need to be mentioned. First, it needs to be stressed that the samples B and B* were grown by the multi-stage process, while sample C was grown by the single-stage process. 13 However, for several analysed devices from both processes (single-stage and multi-stage) no significant changes in the device characteristics is observed. Therefore, no difference between these two growth processes is made. Second, the samples were exposed to air between the growth and the additional heat treatment. This might impact the dominant recombination pathway, which will be discussed in Section III B 2.
B. Characterization
Current-voltage (IV) curves were measured with a cold mirror halogen lamp calibrated to 100 mW/cm 2 with a reference Si solar cell. For temperature dependent IV (IVT) measurements the sample was mounted onto a closed cycle helium cryostat allowing for variations in temperature between 320 K and 40 K. The halogen lamp was adjusted to yield the same short circuit current density J sc as measured by the calibrated IV measurement. For admittance spectra, the frequency was varied between 100 Hz and 1 MHz in the same temperature range as for IVT measurements. The characteristics of the admittance spectra do not depend on whether the single-stage or the multi-stage process is used and therefore allows the comparison of these samples. Capacitance-voltage (CV) curves were acquired at low temperatures between þ0.7 V and À0.7 V sweeping from positive to negative voltages. After each adjustment of the bias voltage a wait time of 10 s was applied such that it can be assumed that the deep defects are in equilibrium with the bias voltage. The temperature and frequency of the CV measurement was chosen based on the capacitance spectrum obtained from the admittance measurement such that the following two requirements are met. First, the capacitance is not yet influenced by the low temperature step. Second, the measurement is not influenced by the broad capacitance transition at high temperatures, which was previously attributed to a deep defect distribution. 6 These requirements are met for temperatures between 100 K and 200 K (dependent on the individual admittance spectrum) and at a frequency of 1 kHz. The position (temperature and frequency) of the CV measurement is marked in the admittance plots as a open blue circle (see Fig. 4 ). The doping density was subsequently deduced from the Mott-Schottky plot. The data were fitted in small forward bias to reduce the contributions of deep defects. 15 External quantum efficiency (EQE) measurements are performed in a home-built setup calibrated with a Si and an InGaAs reference diode. The bandgap was determined by a linear extrapolation of the linear part near the band-edge of the EQE spectrum. Cross-sections from the absorber layers for SEM images were prepared by using a dual-beam focused-ion-beam (FIB). In order to minimize Ga implantation a low energy (5 keV) was used at the final milling step.
Elemental compositions were determined from energy dispersive X-ray spectroscopy (EDX) with an acceleration voltage of 20 kV. Each element was calibrated with elemental standards. Spectra were recorded on spots with an area of approximately 25 lm Â 25 lm. Several spots were measured to obtain estimates of the compositional inhomogeneity. Besides one of the discussed samples, all samples were homogeneous within EDX error.
III. RESULTS
A. Current-voltage analysis Table  II ). The performance deficit of sample C-ref is due to a small shunt resistance of only 20 X cm 2 as deduced from the IV-fit routine. 16 However, this increased shunting will not affect the conclusions drawn when comparing sample C with C-ref and hence the impact of the high temperature annealing process.
Applying a heat treatment (either the low temperature heat treatment (sample B) or the high temperature annealing process (sample C)) to the absorber results in a drop of the V oc while the J sc increases. The increased J sc is a consequence of a reduced doping density leading to a better collection for generation by long wavelength photons as will be shown in Section III D. The deficiency in V oc can be explained by a lowered activation energy of J 0 for the low temperature heat treatment and by an additional deep defect distribution for the high temperature annealing process. Note that sample D (sequential process) also undergoes the high temperature annealing process (and thus exhibiting the deep defect) but having the highest V oc among the devices presented here. The reason for that is the higher bandgap (see Table II ) as well as a different depth of the deep defect distribution. ) shows the temperature dependence of the short circuit current density J sc . A general observation is that the annealed samples show a loss of the photo current when going to low temperatures between 50 K and 150 K as it is evident for the samples B, C, and D. Their reference samples and also sample A do not show this behaviour. Only at temperatures below 70 K the onset of the photo current loss is observed. Fig. 2(b) shows the series resistance with respect to temperature. The series resistance was deduced from the IV curves using the method proposed by Sites and Mauk 17 and Hegedus and Shafarman. 18 The method was applied as long as a reasonable fit in the plot of dV/dJ versus ð1 À GdV=dJÞ=ðJ À GVÞ could be obtained, i.e., not down to the lowest measured temperature. The term of ð1 À GdV=dJÞ=ðJ À GVÞ on the abscissa is U B and E g denote the energies for the dominant recombination pathway and the bandgap, respectively. E A1 and E A2 the deduced activation energies for the corresponding capacitance steps 1 and 2 shown in Fig. 4 . obtained when taking the shunt conductance G into account.
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A correlation between the temperature dependence of the series resistance in the dark and the short circuit current can be observed: The J sc decreases with respect to temperature, while the series resistance (in the dark) increases. In fact, the series resistance is thermally activated, as can be seen from the Arrhenius plot shown in the inset of Fig. 2(b) . The activation energies E A;rs of the series resistance are listed in Table II . Under illumination, the series resistance stays rather constant for all samples, except sampled D (precursor grown at 320 C plus annealing), which shows a thermally activated series resistance even under illumination. A possible origin could be the ZnSe network detected by atom probe tomography (APT) 20 as ZnSe is known to block the current. 21 This ZnSe network was not detected in the high temperature coevaporated absorbers. Fig. 3 shows polished SEM cross section images for the samples A (co-evaporation, as grown), C (co-evaporation plus high temperature annealing process), and D (sequential process). The white patches are ZnSe grains as detected by EDX and are almost absent in the bulk of the co-evaporated absorber layer. The origin for the accumulation of ZnSe grains only at the back contact for high substrate temperatures during growth (sample A) and under Zn-excess is not yet understood but is in accordance with other co-evaporation studies. 22 In contrast for lower growth temperatures followed by an additional annealing (sample D), the ZnSe forms directly in the bulk of the absorber and apparently does not diffuse (to the back contact). Such a ZnSe distribution is not due to the additional high temperature annealing process as it is not observed for sample C (see Fig. 3 ).
Dominant recombination pathway
As mentioned in Section III A a V oc deficit is observed when applying an additional heat treatment. Hence, the temperature dependence of the V oc is studied to deduce the activation energy U B of the dominant recombination pathway. Sample B* originates from a worse absorber compared with sample B, as can be seen by the low activation energy of U B ¼ 692 meV for the reference sample B*-ref. After the low temperature heat treatment (sample B*) the activation energy is the same as for the sample B. This finding implies the same dominant recombination pathway after the low temperature heat treatment (samples B and B*) which is lower than for the other samples. A possible explanation for this observation is the altering of the interface and a potential pinning of the Fermi level. 23 The absorbers were exposed to air before the heat treatment. Thus, oxidation states can form at the interface and could pin the Fermi level. Therefore, it makes sense to get the same pinning position for samples B and B*. In contrast, the high temperature annealing process is carried out in Se and SnSe atmosphere and thus can restore the interface leading to an activation energy for sample C similar to the activation energies obtained for samples A, B-ref, and D (compare Table II ). As will be shown in a future publication, the same low temperature heat treatment was carried out in-situ, i.e., the absorbers were not exposed to air between growth and low temperature heat treatment. These samples show an activation energy U B of around 820 meV, which supports the assumption of a degradation due to air exposure.
C. Admittance spectroscopy 1. Impact of the high temperature annealing process Figure 4 shows the capacitance spectra of the cells A-D. We see several capacitance transitions and these can be attributed as follows: the broad transition at high temperatures covering almost the whole frequency range (marked as number 3) can be attributed to a broad deep defect distribution. 6, 24 The broad deep defect distribution was generally observed in our sequentially processed solar cells, where the precursor was grown at 320 C. 6 Sample A (co-evaporation only) shows this transition to a much lesser extent. However, a number of high temperature co-evaporated samples were measured, where this transition is not apparent at all. The exact process conditions to avoid the occurrence of this defect band are still unknown. Since the deep defect distribution is detected in sample C but neither in the sample C-ref nor in the sample B-ref (admittance spectra not shown), we attribute the significant incorporation of this deep defect distribution to our annealing process.
This defect distribution was quantified by fitting the complete capacitance spectrum with Gaussian defect distributions as described in Ref. 6 . With the possibility to quantify that defect distribution, its detrimental effect on V oc could be pointed out. 6 Fitting the capacitance spectrum of sample C with the method described in Ref. 6 we find a mean defect energy of the deep defect distribution of around 420 meV. The measurement of the bandgap by QE yields a value of E g ¼ 873 meV. Adding the datapoint in the plot of E g À qV oc versus the mean defect energy (shown in Ref. 6 , Fig. 4) , it lies on a line with the already existing datapoints. Thus, the low V oc of 242 meV for sample C can be explained by the introduction of the deep defect distribution by the high temperature annealing process.
Low temperature behaviour
The low temperature capacitance transition in general consists of two overlapping steps (numbered as 1 and 2 in Fig. 4) which correlate with the series resistance. 25, 26 Sample A shows this capacitance transition only at very low temperatures below 70 K, roughly in the temperature rage, where the dark series resistance slightly starts to rise (compare Fig. 2 ). Samples B-D, which all underwent a heat treatment, show this capacitance transition at higher temperatures consistent with the rise of the series resistance (in the dark) in the same temperature range. 25 A comparison of the activation energies for the series resistance and the final capacitance step (E A1 ) are in good agreement (see Table II ) consistent with previous findings. 26 A comparison of these activation energies for a lager number of samples can be found elsewhere. 19 The high frequency capacitance at low temperatures represents the geometrical capacitance
where the whole absorber acts as a dielectric. d is the thickness of the absorber layer and 0 and R denote the vacuum permittivity and the dielectric constant of the absorber layer, respectively. The thickness d was deduced from SEM cross section images and R is assumed between 8 (as reported in Ref. 27 ) and 10 (a common value for semiconductors 28 ). The range of the geometrical capacitance for these values of R is calculated according to Eq. (1) and marked as grey bars in Fig. 4 . Clearly, the high frequency data at low temperatures matches the calculated geometrical capacitance for the samples B, C, and D. Only sample A differs from the calculated value of C geo , which can be explained by the non zero slope of the capacitance for the highest frequencies and lowest temperatures.
By identifying the final capacitance step with a high frequency value of C geo , a possible explanation is the freeze-out of the doping acceptor as suggested by Gunawan et al. 27 Comparing the activation energy E A1 for the last capacitance transition we find an activation energy around 20 meV for sample A, while samples after a heat treatment show higher activation energies (see Table II ). Generally, for sequentially processed samples activation energies above 70 meV were measured. 26 From these findings and the interpretation of a carrier freeze-out it can be concluded that with the heat treatment the doping defect changes from an acceptor with E A % 20 meV to an acceptor with higher activation energies-assuming the absorber to be compensated. In that case E A1 denotes the energetic distance from the acceptor level to the valence band maximum. However, this interpretation is revised in Section IV A.
D. Doping density
Another information, which can be deduced from capacitance measurements, is the space charge region (SCR) capacitance. The voltage dependence of the SCR capacitance without deep defects is given by
Here, N d denotes the net doping density and V bi is the builtin voltage. Eq. (2) can be rewritten as
Thus, by plotting 1=C 2 versus the applied bias voltage V (Mott-Schottky plot) the data points should yield a straight line, which can be fitted to obtain V bi and N d with knowledge of R . R is assumed to be 10 which is a good estimate for semiconductors. 28 The data are fitted in small forward bias, such that deep defects possibly do not cross the hole quasi Fermi level. In this manner, contributions to the capacitance from deep defects are reduced and the net doping is measured. 15, 29 Also reasonable values for the built-in voltage V bi are obtained, which lie in the range of 0.5 V and 0.85 V for the corresponding measurement temperature of the CV profile. The SCR capacitance at 0 bias voltage is then given by
The calculated SCR capacitance (Eq. (4)) corresponds to the capacitance just above the low temperature capacitance transition and is marked as a dashed black line in Fig. 4 . In samples grown by the high temperature co-evaporation process (sample A) we observe that the SCR capacitance is rather high. Generally, for co-evaporated samples we observe values of the SCR capacitance between 60 nF/cm 2 and 100 nF/cm 2 corresponding to doping densities of the order of 10 17 cm
À3
. After the additional low temperature heat treatment (sample B) or the high temperature annealing process (sample C) we considerably reduced the SCR capacitance and thus the doping (see Table II and Fig. 4) . The doping densities of the devices B* and B*-ref are listed in Table II . These samples were annealed (and cooled) in a tube furnace, where the cooling rate was not controlled. Thus, the time of the heat treatment varied for these samples and therefore could explain the varying doping densities. Additionally, the different micro structure as shown in Fig. 3 could contribute to the varying doping densities.
The consequence of a high doping is a small SCR width. We assume a good collection probability for carriers generated in the SCR (equal to 1), whereas carriers generated in the quasi neutral region (QNR) need to diffuse to the edge of the SCR for field assisted collection. Thus, by increasing the SCR width we can improve the collection, especially for long wavelength photons, which penetrate deeper into the absorber layer. Figure 5 shows a comparison of the external quantum efficiencies (EQEs) for samples with (red dashed curves) and without (black dash dotted curves) the low temperature heat treatment (sample B and B-ref, Fig. 5(a) ) and the high temperature annealing process (sample C and Cref, Fig. 5(b) ). It is evident that the samples show a better collection, where the absorber layer was exposed to a heat treatment. The EQEs show a steeper slope between 1300 nm and 1400 nm pointing to an improved collection.
The bandgap of the devices is determined with the Taucs plot by plotting ðlnð1 À QEÞhÞ 2 versus the energy h as shown in the insets of Fig. 5 . Here, h denotes the Planck's constant and the photon frequency. An increase of the bandgap around 10 meV is observed after each additional heat treatment. This change of the bandgap can be attributed to a small amount of ordering in the Cu-Zn planes of the kesterite structure. 30 As it is shown by Rey et al. the ordering state of the device can also influence the doping and with that the collection. 31 However, the bandgap can vary by more than 110 meV for the ordered and disordered kesterite 30 and is hence expected to have only a minor effect for these samples.
E. Composition
A change of doping density with composition has been reported by Brammertz et al. 10 and Gunawan et al. Table II ). Therefore, the doping density was changed without changing the integral composition of the film.
IV. DISCUSSION
A. Meyer-Neldel (MN) behaviour
Previously, the change of activation energy obtained from admittance spectroscopy after a heat treatment was assigned to a change in the doping defect. This interpretation is based on the dielectric freeze-out of the charge carriers as proposed by Gunawan et al., 32 where the inflection frequency f t can be written as
Here, g 0 contains all constants and is only weakly temperature dependent. This weak temperature dependence is neglected compared with the exponential term. Fig. 6 shows a Meyer-Neldel (MN) 33 plot for various measured samples including the data points for the samples presented here (black squares). Clearly, the data points form a straight line indicating a Meyer-Neldel behaviour. In this case the entropy contribution cannot be neglected and the activation energy in Eq. (5) needs to be interpreted as the change in the Gibbs free energy DG ¼ DH À TDS, 34, 35 where DH and DS denote the change in enthalpy and entropy, respectively. A consequence of the MN rule is that the entropy can be written to be proportional to DH such that Eq. (5) expresses as 36, 37 
and thus explains the correlation of g 0 with the activation energy. Note that the Meyer-Neldel rule is generally observed for the emission of carriers from deep trap states. 35, [38] [39] [40] However, the MN rule should apply as long as the energy barrier DH (compare Eq. (6)) is large with respect to the excitation energy (i.e., phonon energy). 37 By fitting the data points presented in Fig. 6 an isokinetic temperature T iso of 283 K (¼ 1=ðk Á 24:4 meVÞ) is obtained. From the findings it seems that the heat treatment does not change the doping acceptor as this defect follows the MN rule (Fig. 6 ), but the activation enthalpy DH is changed. The origin of this change in activation enthalpy is currently not yet understood.
V. CONCLUSION
In this manuscript we have prepared absorber layers by a high temperature co-evaporation process and by a sequential process. A major difference between these approaches is the incorporation of a significant amount of ZnSe within the bulk of the absorber layer using the sequential process and could be assigned to the lower growth temperature of the precursor. For the high temperature co-evaporation process the ZnSe accumulates at the back contact and is not changed when applying the high temperature annealing process.
To study the influence of a heat treatment on an absorber layer, we applied two different processes to co-evaporated absorber layers: the low temperature heat treatment and the high temperature annealing process. One consequence of these treatments is a considerably reduced doping density in comparison with their reference samples into a range, which is well suited for solar cell devices. Thus, space charge region width is increased and with that the collection for electrons generated by long wavelength photons as demonstrated by QE spectra.
In conjunction with admittance spectroscopy, the drop of the doping density could be explained by a change of the activation enthalpy of the doping acceptor. However, it was demonstrated that the freeze-out follows a Meyer-Neldel behaviour and thus hints that doping defect remains the same after the heat treatment.
The solar cell performance could not be increased as the V oc suffers from these heat treatments. The origin for the V oc drop depends on the heat treatment and yields valuable information regarding these heat treatments. In the case of the low temperature heat treatment it was shown that the activation energy of J 0 is lowered and hence points to a degradation of the interface. Possible reasons could be the exposure to oxygen or a loss of Se as that degradation is not observed for the high temperature annealing process. The V oc loss for the high temperature annealing process on the other side is due to an incorporation of a deep defect distribution, which was shown to be detrimental to the V oc . 6 This deep defect distribution is generally not observed for the high temperature co-evaporated absorbers (without an heat treatment) and thus can be attributed to the annealing process. Even though similar annealing procedures are generally applied for sequentially processed kesterite absorber layers, 3 this deep defect distribution was never pointed out. Being able to prevent the incorporation of a deep defect distribution during annealing could enhance kesterite based absorber layers by increasing the open circuit voltage. 
